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Abstract
The computational complexity of the circuit evaluation problem for finite semirings is
considered, where semirings are not assumed to have an additive or multiplicative identity.
The following dichotomy is shown: If a finite semiring is such that (i) the multiplicative
semigroup is solvable and (ii) it does not contain a subsemiring with an additive identity 0
and a multiplicative identity 1 6= 0, then the circuit evaluation problem for the semiring is in
DET ⊆ NC2. In all other cases, the circuit evaluation problem is P-complete.
1 Introduction
Circuit evaluation problems are among the most well-studied computational problems in complex-
ity theory. In its most general formulation, one has an algebraic structure A = (A, f1, . . . , fk),
where the fi are mappings fi : A
ni → A. A circuit over the structure A is a directed acyclic graph
(dag) where every inner node is labelled with one of the operations fi and has exactly ni incoming
edges that are linearly ordered. The leaf nodes of the dag are labelled with elements of A (for
this, one needs a suitable finite representation of elements from A), and there is a distinguished
output node. The task is to evaluate this dag in the natural way, and to return the value of the
output node.
In his seminal paper [20], Ladner proved that the circuit evaluation problem for the Boolean
semiring B2 = ({0, 1},∨,∧) is P-complete. This result marks a cornerstone in the theory of
P-completeness [14], and motivated the investigation of circuit evaluation problems for other al-
gebraic structures. A large part of the literature is focused on arithmetic (semi)rings like (Z,+, ·),
(N,+, ·) or the max-plus semiring (Z ∪ {−∞},max,+) [2, 3, 19, 25, 26, 35]. These papers mainly
consider circuits of polynomial formal degree. For commutative semirings, circuits of polynomial
formal degree can be restructured into an equivalent (unbounded fan-in) circuit of polynomial
size and logarithmic depth [35]. This result leads to NC-algorithms for evaluating polynomial
degree circuits over commutative semirings [25, 26]. Over non-commutative semirings, circuits of
polynomial formal degree do in general not allow a restructuring into circuits of logarithmic depth
[19].
In [26] it was shown that also for finite non-commutative semirings circuit evaluation is in NC
for circuits of polynomial formal degree. On the other hand, the authors are not aware of any
NC-algorithms for evaluating general (exponential degree) circuits over semirings. The lack of
such algorithms is probably due to Ladner’s result, which seems to exclude any efficient parallel
algorithms. On the other hand, in the context of semigroups, there exist NC-algorithms for circuit
evaluation. In [10], the following dichotomy result was shown for finite semigroups: If the finite
semigroup is solvable (meaning that every subgroup is a solvable group), then circuit evaluation is
in NC (in fact, in DET, which is the class of all problems that are AC0-reducible to the computation
of an integer determinant [11, 12]), otherwise circuit evaluation is P-complete.
In this paper, we extend the work of [10] from finite semigroups to finite semirings. On first
sight, it seems again that Ladner’s result excludes efficient parallel algorithms: It is not hard to
show that if the finite semiring has an additive identity 0 and a multiplicative identity 1 6= 0
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(where 0 is not necessarily absorbing with respect to multiplication), then circuit evaluation is P-
complete, see Lemma 4.5. Therefore, we take the most general reasonable definition of semirings:
A semiring is a structure (R,+, ·), where (R,+) is a commutative semigroup, (R, ·) is a semigroup,
and · distributes (on the left and right) over +. In particular, we neither require the existence of a
0 nor a 1. Our main result states that in this general setting there are only two obstacles to efficient
parallel circuit evaluation: non-solvability of the multiplicative structure and the existence of a
zero and a one (different from the zero) in a subsemiring. More precisely, we show the following
two results, where a semiring is called {0, 1}-free if there exists no subsemiring in which an additive
identity 0 and a multiplicative identity 1 6= 0 exist:
(1) If a finite semiring is not {0, 1}-free, then the circuit evaluation problem is P-complete.
(2) If a finite semiring (R,+, ·) is {0, 1}-free, then the circuit evaluation problem for (R,+, ·) can
be solved with AC0-circuits that are equipped with oracle gates for (a) graph reachability,
(b) the circuit evaluation problem for the commutative semigroup (R,+) and (c) the circuit
evaluation problem for the semigroup (R, ·).
Together with the dichotomy result from [10] (and the fact that commutative semigroups are
solvable) we get the following result: For every finite semiring (R,+, ·), the circuit evaluation
problem is in NC (in fact, in DET) if (R, ·) is solvable and (R,+, ·) is {0, 1}-free. Moreover, if one
of these conditions fails, then circuit evaluation is P-complete.
The hard part of the proof is to show the above statement (2). We will proceed in two steps.
In the first step we reduce the circuit evaluation problem for a finite semiring R to the evaluation
of a so called type admitting circuit. This is a circuit where every gate evaluates to an element of
the form eaf , where e and f are multiplicative idempotents of R. Moreover, these idempotents e
and f have to satisfy a certain compatibility condition that will be expressed by a so called type
function. In a second step, we present a parallel evaluation algorithm for type admitting circuits.
Only for this second step we need the assumption that the semiring is {0, 1}-free.
In Section 6 we present an application of our main result for circuit evaluation to formal
language theory. We consider the intersection non-emptiness problem for a given context-free
language and a fixed regular language L. If the context-free language is given by an arbitrary
context-free grammar, then we show that the intersection non-emptiness problem is P-complete
as long as L is not empty (Theorem 6.1). It turns out that the reason for this is non-productivity
of nonterminals. We therefore consider a restricted version of the intersection non-emptiness
problem, where every nonterminal of the input context-free grammar must be productive. To avoid
a promise problem (testing productivity of a nonterminal is P-complete), we in addition provide
a witness of productivity for every nonterminal. This witness consists of exactly one production
A→ w for every nonterminal of A such that the set of all the set of all selected productions is an
acyclic grammar H. This ensures that H derives for every nonterminal A exactly one string that
is a witness of the productivity of A. We then show that this restricted version of the intersection
non-emptiness problem with the fixed regular language L is equivalent (with respect to constant
depth reductions) to the circuit evaluation problem for a certain finite semiring that is derived
from the syntactic monoid of the regular language L.
Further related work We mentioned already the existing work on circuit evaluation for infinite
semirings. The question whether a given circuit over a polynomial ring evaluates to the zero
polynomial is also known as polynomial identity testing. For polynomial rings over Z or Zn (n ≥ 2),
polynomial identity testing has a co-randomized polynomial time algorithm [1, 15]. Moreover, the
question, whether a deterministic polynomial time algorithm exists is tightly related to lower
bounds in complexity theory, see [31] for a survey. For infinite groups, the circuit evaluation
problem is also known as the compressed word problem [21]. In the context of parallel algorithms,
it is interesting to note that the third and forth author recently proved that the circuit evaluation
problem for finitely generated (but infinite) nilpotent groups belongs to DET [17]. For finite non-
associative groupoids, the complexity of circuit evaluation was studied in [27], and some of the
results from [10] for semigroups were generalized to the non-associative setting. In [8], the problem
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of evaluating tensor circuits is studied. The complexity of this problem is quite high: Whether
a given tensor circuit over the Boolean semiring evaluates to the (1 × 1)-matrix (0) is complete
for nondeterministic exponential time. Finally, let us mention the papers [24, 34], where circuit
evaluation problems are studied for the power set structures (2N,+, ·,∪,∩, ) and (2Z,+, ·,∪,∩, ),
where + and · are evaluated on sets via A ◦B = {a ◦ b | a ∈ A, b ∈ B}.
A variant of our intersection non-emptiness problem was studied in [30]. There, a context-free
language L is fixed, a (deterministic or non-deterministic) finite automaton A is the input, and
the question is, whether L ∩ L(A) = ∅ holds. The authors present large classes of context-free
languages such that for each member the intersection non-emptiness problem with a given regular
language (specified by a non-deterministic automaton) is P-complete (resp., NL-complete).
2 Computational complexity
For background in complexity theory the reader might consult [6]. We assume that the reader is fa-
miliar with the complexity classes NL (non-deterministic logspace) and P (deterministic polynomial
time). A function is logspace-computable if it can be computed by a deterministic Turing-machine
with a logspace-bounded work tape, a read-only input tape, and a write-only output tape. Note
that the logarithmic space bound only applies to the work tape. P-hardness will refer to logspace
reductions.
We use standard definitions concerning circuit complexity, see e.g. [37]. We only consider
polynomially bounded families (Cn)n≥0 of Boolean circuits, where the number of gates of Cn is
bounded by a polynomial p(n). For such a family, gates of Cn can be encoded with bit strings of
length O(log n). The family (Cn)n≥0 is DLOGTIME-uniform, if for given binary coded gates u, v of
Cn, one can (i) compute the type of gate u in time O(log n) and (ii) check in time O(log n) whether
u is an input gate for v. Note that the time bound O(log n) is linear in the input length |u|+|v|. All
circuit families in this paper are implicitly assumed to be DLOGTIME-uniform. We will consider
the class AC0 of all problems that can be recognized by a polynomial size circuit family of constant
depth built up from NOT-gates (which have fan-in one) and AND- and OR-gates of unbounded
fan-in. The class NCk (k ≥ 1) is defined by polynomial size circuit families of depth O(logk n)
that use NOT-gates, and AND- and OR-gates of fan-in two. One defines NC =
⋃
k≥1 NC
k. The
above language classes can be easily generalized to classes of functions by allowing circuits with
several output gates. Of course, this only allows to compute functions f : {0, 1}∗ → {0, 1}∗ such
that |f(x)| = |f(y)| whenever |x| = |y|. If this condition is not satisfied, one has to consider a
suitably padded version of f .
We use the standard notion of constant depth Turing-reducibility: For functions f1, . . . , fk let
AC0(f1, . . . , fk) be the class of all functions that can be computed with a polynomial size circuit
family of constant depth that uses NOT-gates and unbounded fan-in AND-gates, OR-gates, and
fi-oracle gates (1 ≤ i ≤ k). Here, an fi-oracle gate receives an ordered tuple of inputs x1, x2, . . . , xn
and outputs the bits of fi(x1x2 · · ·xn). By taking the characteristic function of a language, we can
also allow a language Li ⊆ {0, 1}
∗ in place of fi. Note that the function class AC
0(f1, . . . , fk) is
closed under composition (since the composition of two AC0-circuits is again an AC0-circuit). We
write AC0(NL, f1, . . . , fk) for AC
0(GAP, f1, . . . , fk), where GAP is the NL-complete graph accessi-
bility problem. The class AC0(NL) is studied in [5]. It has several alternative characterizations and
can be viewed as a nondeterministic version of functional logspace. As remarked in [5], the restric-
tion of AC0(NL) to 0-1 functions is NL. Clearly, every logspace-computable function belongs to
AC0(NL): The NL-oracle can be used to directly compute the output bits of a logspace-computable
function.
Let DET = AC0(det), where det is the function that maps a binary encoded integer matrix to
the binary encoding of its determinant, see [11]. Actually, Cook defined DET as NC1(det) [11],
but the above definition via AC0-circuits seems to be more natural. For instance, it implies that
DET is equal to the #L-hierarchy, see also the discussion in [12].
We defined DET as a function class, but the definition can be extended to languages by consid-
ering their characteristic functions. It is well known that NL ⊆ DET ⊆ NC2 [12]. From NL ⊆ DET,
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it follows easily that AC0(NL, f1, . . . , fk) ⊆ DET whenever f1, . . . , fk ∈ DET.
3 Algebraic structures, semigroups, and semirings
An algebraic structure A = (A, f1, . . . , fk) consists of a non-empty domain A and operations
fi : A
ni → A for 1 ≤ i ≤ k. We often identify the domain with the structure, if it is clear from the
context. A substructure of A is a subset B ⊆ A that closed under each of the operations fi. We
identify B with the structure (B, g1, . . . , gk), where gi : B
ni → B is the restriction of fi to Bni for
all 1 ≤ i ≤ k.
We mainly deal with semigroups and semirings. In the following two subsection we present the
necessary background. For further details on semigroup theory (resp., semiring theory) see [29]
(resp., [13]).
3.1 Semigroups
A semigroup (S, ◦)(or just S) is an algebraic structure with a single associative binary operation.
We usually write st for s ◦ t. If st = ts for all s, t ∈ S, we call S commutative. A set I ⊆ S is
called a semigroup ideal if for all s ∈ S, a ∈ I we have sa, as ∈ I. An element e ∈ S is called
idempotent if ee = e. It is well-known that for every finite semigroup S and s ∈ S there exists an
n ≥ 1 such that sn is idempotent. In particular, every finite semigroup contains an idempotent
element. By taking the smallest common multiple of all these n, one obtains an ω ≥ 1 such that
sω is idempotent for all s ∈ S. The set of all idempotents of S is denoted with E(S). If S is
finite, then SE(S)S = Sn where n = |S|. Moreover, Sn = Sm for all m ≥ n. For a set Σ, the free
semigroup generated by Σ is the set Σ+ of all finite non-empty words over Σ together with the
operation of concatenation.
A semigroup M with an identity element 1 ∈ M , i.e. 1m = m1 = m for all m ∈ M , is called
a monoid. With S1 we denote the monoid that is obtained from a semigroup S by adding a
fresh element 1, which becomes the identity element of S1. Thus, we extend the multiplication to
S1 = S∪{1} by setting 1s = s1 = s for all s ∈ S∪{1}. In caseM is monoid and N is a submonoid
of M , we do not require that the identity element of N is the identity element of M . But, clearly,
the identity element of the submonoid N must be an idempotent element of M . In fact, for every
semigroup S and every idempotent e ∈ E(S), the set eSe = {ese | s ∈ S} is a submonoid of S with
identity e, which is also called a local submonoid of S. The local submonoid eSe is the maximal
submonoid of S whose identity element is e. A semigroup S is aperiodic if every subgroup of S is
trivial. A semigroup S is solvable if every subgroup G of S is a solvable group, i.e., for the series
defined by G0 = G and Gi+1 = [Gi, Gi] (the commutator subgroup of Gi) there exists an i ≥ 0
with Gi = 1. Since Abelian groups are solvable, every commutative semigroup is solvable.
3.2 Semirings
A semiring (R,+, ·) consists of a non-empty set R with two operations + and · such that (R,+)
is a commutative semigroup, (R, ·) is a semigroup, and · left- and right-distributes over +, i.e.,
a · (b+ c) = ab+ ac and (b+ c) · a = ba+ ca (as usual, we write ab for a · b). Note that we neither
require the existence of an additive identity 0 nor the existence of a multiplicative identity 1. We
denote with R+ = (R,+) the additive semigroup of R and with R• = (R, ·) the multiplicative
semigroup of R. For n ≥ 1 and r ∈ R we write n · r or just nr for r + · · ·+ r, where r is added
n times. With E(R) we denote the set of multiplicative idempotents of R, i.e., those e ∈ R with
e2 = e. Note that for every multiplicative idempotent e ∈ E(R), eRe is a subsemiring of R in
which the multiplicative structure is a monoid. For a non-empty subset T ⊆ R we denote by 〈T 〉
the subsemiring generated by T , i.e. the smallest set containing T which is closed under addition
and multiplication. An ideal of R is a subset I ⊆ R such that for all a, b ∈ I, s ∈ R we have
a + b, sa, as ∈ I. Clearly, every ideal is a subsemiring. Let B2 = ({0, 1},∨,∧) be the Boolean
semiring.
4
For a given non-empty set Σ, the free semiring N[Σ] generated by Σ consists of all mappings
f : Σ+ → N such that supp(f) := {w ∈ Σ+ | f(w) 6= 0} is finite and non-empty. Addition is
defined pointwise, i.e., (f +g)(w) = f(w)+g(w), and multiplication is defined by the convolution:
(f · g)(w) =
∑
w=uv f(u) · g(v), where the sum is taken over all factorizations w = uv with
u, v ∈ Σ+. We view an element f ∈ N[Σ] as a non-commutative polynomial
∑
w∈supp(f) f(w) · w.
Then addition (resp. multiplication) in N[Σ] corresponds to addition (resp. multiplication) of non-
commutative polynomials. Words w ∈ supp(f) are also called monomials of f . A word w ∈ Σ+
is identified with the non-commutative polynomial 1 · w, i.e., the mapping f with supp(f) = {w}
and f(w) = 1. For every semiring R which is generated by Σ there exists a canonical surjective
homomorphism from N[Σ] to R which evaluates non-commutative polynomials over Σ. Since a
semiring is not assumed to have a multiplicative identity (resp., additive identity), we have to
exclude the empty word from supp(f) for every f ∈ N[Σ] (resp., exclude the mapping f with
supp(f) = ∅ from N[Σ]).
A crucial definition in this paper is that of a {0, 1}-free semiring. This is a semiring R which
does not contain a subsemiring T with an additive identity 0 and a multiplicative identity 1 6= 0.
Note that in such a semiring T we do not require that 0 is absorbing, i.e., a · 0 = 0 · a = 0 for all
a ∈ T . The class of {0, 1}-free finite semirings has several characterizations:
Lemma 3.1. For a finite semiring R, the following are equivalent:
1. R is not {0, 1}-free.
2. R contains B2 or the ring Zd for some d ≥ 2 as a subsemiring.
3. R is divided by B2 or Zd for some d ≥ 2 (i.e., B2 or Zd is a homomorphic image of a
subsemiring of R).
4. There exist elements 0, 1 ∈ R such that 0 6= 1, 0 + 0 = 0, 0 + 1 = 1, 0 · 1 = 1 · 0 = 0 · 0 = 0,
and 1 · 1 = 1 (but 1 + 1 6= 1 is possible).
Proof. (1⇒ 2): Let T be a subsemiring of R which has a zero element 0 and a one element 1 6= 0.
Note that 0 · 0 = 0 · 0 + 0 = 0 · 0 + 1 · 0 = (0 + 1) · 0 = 1 · 0 = 0. Let T ′ = {0} ∪ {k · 1 | k ∈ N},
which is the subsemiring generated by these elements. It is isomorphic to some semiring B(k, d)
(k ≥ 0, d ≥ 1), which is the semiring (N,+, ·) modulo the congruence relation ∼ defined by i ∼ j
if 0 ≤ i = j ≤ k− 1 or (i, j ≥ k and d divides i− j). Since 0 6= 1, we have (k, d) 6= (0, 1). If k = 0,
then B(0, d) is isomorphic to Zd for d ≥ 2. If k ≥ 1, then choose a ≥ k such that d divides a, for
example a = dk. Then {0, a · 1} is a subsemiring isomorphic to the Boolean semiring B2.
(2⇒ 3): This implication is trivial.
(3⇒ 4): Assume that ϕ : T → T ′ is a homomorphism from a subsemiring T of R to T ′, where
the latter is B2 or Zd with d ≥ 2. In particular, there exist 0, 1 ∈ T ′ with 0 6= 1, 0 + 0 = 0,
0 + 1 = 1, 0 · 1 = 1 · 0 = 0 · 0 = 0, and 1 · 1 = 1. Let n ≥ 1 be such that n · x is additively
idempotent and xn is multiplicatively idempotent for all x ∈ R. Then n · xn is is additively and
multiplicatively idempotent for all x ∈ R. Let a, e ∈ T be such that ϕ(a) = 0 and ϕ(e) = 1. We
can replace a by n · an and e by en. Then, a+ a = aa = a and ee = e. For a′ = n · (eae)n we have
ϕ(a′) = 0 and a′e = ea′ = a′ + a′ = a′a′ = a′. For e′ = a′ + e we have ϕ(e′) = 1 (hence, a′ 6= e′)
and e′e′ = a′a′ + a′e + ea′ + ee = a′ + e = e′, a′ + e′ = a′ + a′ + e = e′. Furthermore, we have
a′e′ = a′(a′+ e) = a′+ a′e = a′ and similarly e′a′ = a′. Hence, a′ and e′ satisfy all equations from
point 4.
(4 ⇒ 1): Assume that there exist elements 0, 1 ∈ R such that 0 6= 1, 0 + 0 = 0, 0 + 1 = 1,
0 · 1 = 1 · 0 = 0 · 0 = 0, and 1 · 1 = 1. Consider the subsemiring generated by {0, 1}, which is
{0} ∪ {n · 1 | n ≥ 1}. By the above identities 0 (resp., 1) is an additive (resp., multiplicative)
identity in this subsemiring.
As a consequence of Lemma 3.1 (point 4), one can check in time O(n2) for a semiring of size
n whether it is {0, 1}-free. We will not need this fact, since in our setting the semiring will be
always fixed, i.e., not part of the input. Moreover, the class of all {0, 1}-free semirings is closed
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under taking subsemirings (this is trivial) and taking homomorphic images (by point 3). Finally,
the class of {0, 1}-free semirings is also closed under direct products. To see this, assume that
R × R′ is not {0, 1}-free. Hence, there exists a subsemiring T of R × R′ with an additive zero
(0, 0′) and a multiplicative one (1, 1′) 6= (0, 0′). W.l.o.g. assume that 0 6= 1. Then the projection
π1(T ) onto the first component is a subsemiring of R, where 0 is an additive identity and 1 6= 0
is a multiplicative identity. By these remarks, the class of {0, 1}-free finite semirings forms a
pseudo-variety of finite semirings. Again, this fact will not be used in the rest of the paper, but it
might be of independent interest.
4 Circuit evaluation and main results
We define circuits over general algebraic structures. Let A = (D, f1, . . . , fk) be an algebraic
structure. A circuit over A is a triple C = (V,A0, rhs) where V is a finite set of gates, A0 ∈ V
is the output gate and rhs (which stands for right-hand side) is a function that assigns to each
gate A ∈ V an element a ∈ D or an expression of the form fi(A1, . . . , An), where n = ni
and A1, . . . , An ∈ V are called the input gates for A. Moreover, the binary relation {(A,B) ∈
V × V | A is an input gate for B} is required to be acyclic. Its reflexive and transitive closure is
a partial order on V that we denote with ≤C . Every gate A evaluates to an element [A]C ∈ A
in the natural way: If rhs(A) = a ∈ D, then [A]C = a and if rhs(A) = fi(A1, . . . , An) then
[A]C = fi([A1]C , . . . , [An]C). Moreover, we define [C] = [A0]C (the value computed by C). If the
circuit C is clear from the context, we also write [A] instead of [A]C . We say that two circuits C1
and C2 over the structure A are equivalent if [C1] = [C2]. Sometimes we also use circuits without
an output gate; such a circuit is just a pair (V, rhs). A subcircuit of C is the restriction of C to
a downwards closed (w.r.t. ≤C) subset of V . A gate A with rhs(A) = fi(A1, . . . , An) is called an
inner gate, otherwise it is an input gate of C. Quite often, we view a circuit as a directed acyclic
graph, where the inner nodes are labelled with an operations fi, and the leaf nodes are labelled
with elements from D. In our proofs it is sometimes convenient to allow arbitrary terms built from
V ∪D using the operations f1, . . . , fk in right-hand sides. For instance, over a semiring (R,+, ·)
we might have rhs(A) = s ·B · t+C + s for s, t ∈ R and B,C ∈ V . A circuit is in normal form, if
all right-hand sides are of the form a ∈ D or fi(A1, . . . , An) with A1, . . . , An ∈ V . We will make
use of the following simple fact:
Lemma 4.1. A given circuit can be transformed in logspace into an equivalent normal form circuit.
Proof. The only non-trivial part is the elimination of copy gates A with rhs(A) = B for a gate
B; all other right-hand sides that violate the normal form have to be split up using fresh gates.
This is easily done in logspace. For copy gates consider the directed graph G that contains for
every copy gate A the gate A as well as the gate rhs(A). Moreover, there is a directed edge
from A to B = rhs(A). This is a directed forest where the edges are oriented towards the roots
since every node has at most one outgoing edge (and the graph is acyclic). By traversing all
(deterministic) paths, we can compute the reflexive transitive closure G∗ of G in logspace. Using
G∗ it is straightforward to eliminate copy gates: For every copy gate A we redefine rhs(A) = rhs(B),
where B is the unique node in G∗ of outdegree zero such that (A,B) is an edge of G∗.
The circuit evaluation problem CEP(A) for some algebraic structure A (say a semigroup or a
semiring) is the following computational problem:
Input: A circuit C over A and an element a ∈ D from its domain.
Output: Decide whether [C] = a.
Note that for a finite structure A, CEP(A) is basically equivalent to its computation variant,
where one actually computes the output value [C] of the circuit: if CEP(A) belongs to a complexity
class C, then the computation variant belongs to AC0(C), and if the latter belongs to AC0(C) then
CEP(A) belongs to the decision fragment of AC0(C).
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Clearly, for every finite structure the circuit evaluation problem can be solved in polynomial
time by evaluating all gates along the partial order ≤C . Ladner’s classical P-completeness result
for the Boolean circuit value problem [20] can be stated as follows:
Theorem 4.2 ([20]). For the Boolean semiring B2 = ({0, 1},∨,∧), the problem CEP(B2) is P-
complete.
For semigroups, the following dichotomy was shown in [10]:
Theorem 4.3 ([10]). Let S be a finite semigroup.
• If S is aperiodic, then CEP(S) is in NL.
• If S is solvable, then CEP(S) belongs to DET.
• If S is not solvable, then CEP(S) is P-complete.
Some remarks should be made:
• In [10], Theorem 4.3 is only shown for monoids, but the extension to semigroups is straight-
forward: If the finite semigroup S has a non-solvable subgroup, then CEP(S) is P-complete,
since the circuit evaluation problem for a non-solvable finite group is P-complete. On the
other hand, if S is solvable (resp., aperiodic), then also the monoid S1 is solvable (resp.,
aperiodic). This holds, since the subgroups of S1 are exactly the subgroups of S together
with {1}. Hence, CEP(S1) is in DET (resp., NL), which implies that CEP(S) is in DET (resp.,
NL).
• In [10], the authors use the original definition DET = NC1(det) of Cook. But the arguments
in [10] actually show that for a finite solvable semigroup, CEP(S) belongs to AC0(det) (which
is our definition of DET).
• In [10], the authors study two versions of the circuit evaluation problem for a semigroup
S: What we call CEP(S) is called UCEP(S) (for “unrestricted circuit evaluation problem”)
in [10]. The problem CEP(S) is defined in [10] as the circuit evaluation problem, where in
addition the input circuit must have the property that the output gate has no ingoing edges
and all gates are reachable from the output gate. These conditions can be enforced with an
AC0(NL)-precomputation. Hence, the difference between the two variants is only relevant
for classes below NL. We only consider the unrestricted version of the circuit evaluation
problem (where the input circuit is arbitrary). To keep notation simple, we decided to refer
with CEP to the unrestricted version.
Let us fix a finite semiring R = (R,+, ·) for the rest of the paper. Note that CEP(R+) (resp.,
CEP(R
•
)) is the restriction of CEP(R) to circuits without multiplication (resp., addition) gates.
Since every commutative semigroup is solvable, Theorem 4.3 implies that CEP(R+) belongs to
DET. The main result of this paper is:
Theorem 4.4. If the finite semiring R is {0, 1}-free, then the problem CEP(R) belongs to the
class AC0(NL,CEP(R+),CEP(R•)). Otherwise CEP(R) is P-complete.
Note that if CEP(R+) or CEP(R•) is NL-hard, then
AC0(NL,CEP(R+),CEP(R•)) = AC
0(CEP(R+),CEP(R•)).
For example, this is the case, if R+ or R• is an aperiodic nontrivial monoid [10, Proposition 4.14].
The P-hardness statement in Theorem 4.4 is easy to show:
Lemma 4.5. If the finite semiring R is not {0, 1}-free, then the problem CEP(R) is P-complete.
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Proof. By Lemma 3.1, R contains either B2 or Zd for some d ≥ 2. In the former case, P-hardness
follows from Ladner’s theorem. Furthermore, one can reduce the P-complete Boolean circuit value
problem over {0, 1,∧,¬} to CEP(Zd) for d ≥ 2: A gate z = x ∧ y is replaced by z = x · y and a
gate y = ¬x is replaced by y = 1 + (d− 1) · x.
Theorem 4.3 and 4.4 yield the following corollaries:
Corollary 4.6. Let R be a finite semiring.
• If R is not {0, 1}-free or R
•
is not solvable, then CEP(R) is P-complete.
• If R is {0, 1}-free and R
•
is solvable, then CEP(R) belongs to DET.
• If R is {0, 1}-free and R
•
is aperiodic, then CEP(R) belongs to NL.
Let us present an application of Corollary 4.6.
Example 4.7. An important semigroup construction found in the literature is the power con-
struction. For a finite semigroup S one defines the power semiring P(S) = (2S \ {∅},∪, ·) with
the multiplication A ·B = {ab | a ∈ A, b ∈ B}. Notice that if one includes the empty set, then the
semiring would not be {0, 1}-free: Take an idempotent e ∈ S. Then ∅ and {e} form a copy of B2.
Hence, the circuit evaluation problem is P-complete.
Let us further assume that S is a monoid with identity 1 (the general case will be considered
below). If S contains an idempotent e 6= 1 then also P(S) is not {0, 1}-free: {e} and {1, e} form
a copy of B2. On the other hand, if 1 is the unique idempotent of S, then S must be a group G.
Assume that G is solvable; otherwise P(G)
•
is not solvable as well and has a P-complete circuit
evaluation problem by Theorem 4.3. It is not hard to show that the subgroups of P(G)
•
correspond
to the quotient groups of subgroups of G; see also [23]. Since G is solvable and the class of solvable
groups is closed under taking subgroups and quotients, P(G)
•
is a solvable monoid. Moreover
P(G) is {0, 1}-free: Otherwise, Lemma 3.1 implies that there are non-empty subsets A,B ⊆ G
such that A 6= B, A ∪B = B (and thus A ( B), AB = BA = A2 = A, and B2 = B. Hence, B is
a subgroup of G and A ⊆ B. But then B = AB = A, which is a contradiction. By Corollary 4.6,
CEP(P(G)) for a finite solvable group G belongs to DET.
Let us now classify the complexity of CEP(P(S)) for arbitrary semigroups S. A semigroup S
is called a local group if for all e ∈ E(S) the local monoid eSe is a group. It is known that in every
finite local group S of size n the minimal semigroup ideal is Sn = SE(S)S, see [4, Proposition
2.3].
Theorem 4.8. Let S be a finite semigroup. If S is a local group and solvable, then CEP(P(S))
belongs to DET. Otherwise CEP(P(S)) is P-complete.
Proof. Let S be a finite local group which is solvable. By [7, Corollary 2.7] the multiplicative
semigroup P(S)
•
is solvable as well. It remains to show that the semiring P(S) is {0, 1}-free:
Towards a contradiction assume that P(S) is not {0, 1}-free. By Lemma 3.1, there exist non-
empty sets A ( B ⊆ S such that AB = BA = A2 = A and B2 = B. Hence, B is a subsemigroup
of S, which is also a local group, and A is a semigroup ideal in B. Since the minimal semigroup
ideal of B is Bn for n = |B| and Bn = B, we obtain A = B, which is a contradiction.
The case that S is not a local group follows from the arguments in Example 4.7. In that case,
there exists a local monoid eSe which is not a group and hence contains an idempotent f 6= e.
Since {{f}, {e, f}} forms a copy of B2 it follows that CEP(P(S)) is P-complete. Finally, if S is
not solvable, then also P(S) is not solvable and CEP(P(S)) is P-complete by Theorem 4.3.
5 Proof of Theorem 4.4
The proof of Theorem 4.4 will proceed in two steps. In the first step we reduce the problem to
evaluating circuits in which the computation respects a type-function defined in the following. In
the second step, we show how to evaluate such circuits.
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Definition 5.1. Let E = E(R) be the set of multiplicative idempotents. Let C = (V, rhs) be a
circuit in normal form such that [A]C ∈ ERE for all gates A ∈ V . A type-function for C is a
mapping type : V → E × E such that the following conditions hold:
• For every A ∈ V such that type(A) = (e, f) we have [A]C ∈ eRf .
• For every addition gate A ∈ V with rhs(A) = B + C we have type(A) = type(B) = type(C).
• For every multiplication gate A ∈ V with rhs(A) = B · C, type(B) = (e, e′), and type(C) =
(f ′, f) we have type(A) = (e, f).
A circuit is called type admitting if it admits a type-function.
Note that we do not need an output gate in a type admitting circuit.
Definition 5.2. A function α : Rm → R (m ≥ 0) is called affine if there are a1, b1, . . . , am, bm, c ∈
R such that for all x1, . . . , xm ∈ R:
α(x1, . . . , xm) =
m∑
i=1
aixibi + c or α(x1, . . . , xm) =
m∑
i=1
aixibi.
We represent this affine function by the tuple (a1, b1, . . . , am, bm, c) or (a1, b1, . . . , am, bm).
Theorem 4.4 is now an immediate corollary of the following two propositions (and the obvious
fact that an affine function with a constant number of inputs can be evaluated in AC0).
Proposition 5.3. Given a circuit C over the finite semiring R, one can compute the following
data in AC0(NL,CEP(R+)):
• an affine function α : Rm → R for some 0 ≤ m ≤ |R|4,
• a type admitting circuit C′ = (V ′, rhs′), and
• a list of gates A1, . . . , Am ∈ V ′ such that [C] = α([A1]C′ , . . . , [Am]C′).
Proposition 5.4. If R is {0, 1}-free, then the restriction of CEP(R) to type admitting circuits is
in AC0(NL,CEP(R+),CEP(R•)).
It is not clear how to test efficiently whether a circuit is type admitting. But this is not a
problem for us, since we will apply Proposition 5.4 only to circuits resulting from Proposition 5.3,
which are type admitting by construction.
5.1 Step 1: Reduction to typing admitting circuits
In this section, we prove Proposition 5.3. Let C be a circuit in normal form over our fixed
finite semiring R = (R,+, ·) of size n = |R|. We assume that n ≥ 2 (the case n = 1 is trivial).
Throughout the section we will use E = E(R). Note that Rn = RER is closed under multiplication
with elements from R. Thus, 〈Rn〉 is an ideal. Every element a ∈ 〈Rn〉 can be written as a finite
sum a =
∑k
i=1 ai with ai ∈ R
n. Moreover, since R is a fixed finite semiring, the number k of
summands can be bounded by a constant that only depends on R.
The reduction to type admitting circuits is done in two steps:
circuit over R
Lemma 5.8
−−−−−−−→ circuit over 〈Rn〉 = 〈RER〉
Lemma 5.9
−−−−−−−→ type admitting circuit
Before we prove Lemma 5.8 and 5.9, we prove a lemma that allows to eliminate certain input
values from a circuit:
Lemma 5.5. Assume that I ⊆ R is a non-empty ideal of R. Let C = (V,A0, rhs) be a circuit in
normal form. Consider the set U = {A ∈ V | A is an inner gate or rhs(A) ∈ I} and assume that
A0 ∈ U and for all A,B,C ∈ V the following holds:
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Figure 1: Illustration of the proof of Lemma 5.5 with the ideal I = {c} in S = {a, b, c}.
• If rhs(A) = B · C then B ∈ U or C ∈ U .
• If rhs(A) = B + C then B,C ∈ U .
There is a logspace-computable function that returns for a given circuit C with the above properties
an equivalent circuit D in normal form over the ideal (and hence subsemiring) I.
Proof. Let U ⊆ V be defined as in the lemma. We first compute in logspace a circuit C′ =
(V ′, (A0)1,1, rhs
′) which contains a gate Aℓ,r for all gates A ∈ U and ℓ, r ∈ R1 (recall that R1
is R together with a fresh multiplicative identity 1) such that [Aℓ,r]C′ = ℓ · [A]C · r. Note that
V ′ is non-empty since A0 ∈ U . The gates of C′ are indexed by elements of R1 instead of R to
simplify the notation in the following. To define the right-hand sides let us take a gate A ∈ U and
ℓ, r ∈ R1.
Case 1. rhs(A) = a ∈ I. We set rhs′(Aℓ,r) = ℓar. Note that ℓar ∈ I, since I is an ideal in R.
Case 2. rhs(A) = B + C. Then we must have B,C ∈ U and we set rhs′(Aℓ,r) = Bℓ,r + Cℓ,r.
Case 3. rhs(A) = B · C. Then B ∈ U or C ∈ U . If both B and C belong to U , then we set
rhs′(Aℓ,r) = Bℓ,1 · C1,r. If C 6∈ U then B ∈ U and rhs(C) = c ∈ R \ I. We set rhs
′(Aℓ,r) = Bℓ,cr.
The case that B 6∈ U is symmetric.
By Lemma 4.1 we can transform the circuit C′ in logspace into a normal form circuit D. The
correctness of the above construction can be easily shown by induction along the partial order
≤C .
Figure 1 illustrates the construction for R = {a, b, c} and the ideal I = {c} (the concrete
semiring structure is not important). Note that a2cb ∈ I. The circuit on the right-hand side
is only the part of the constructed circuit that is rooted in the gate A1,1. Copy gates are not
eliminated.
A circuit A = (V,A0, rhs) over the semiring (N,+, ·) is also called an arithmetic circuit. We
further assume that all input gates of an arithmetic circuit have a right-hand side from {0, 1}.
W.l.o.g. we can also assume that there are unique input gates with right-hand sides 0 and 1,
respectively. The multiplication depth of a gate A ∈ V is the maximal number of multiplication
gates along every path from an input gate to A (where A is viewed as a directed acyclic graph).
The multiplication depth of A is the maximal multiplication depth among all gates in A. An
addition circuit is an arithmetic circuit without multiplication gates. The following lemma is
shown in [17, Lemma 6]:
Lemma 5.6. Let c be a fixed constant. A given arithmetic circuit A of multiplication depth at
most c, where in addition every multiplication gate is labelled with its multiplication depth, can be
transformed in logspace into an addition circuit A′ that contains every gate A of A and moreover
satisfies [A]A = [A]A′ .
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For the following proofs, it is sometimes more convenient to evaluate a circuit C = (V,A0, rhs)
over the free semiring N[R] generated by the set R.1 Recall that this semiring consists of all
mappings f : R+ → N with finite and non-empty support, where R+ consists of all finite non-
empty words over the alphabet R. So, there are two ways to evaluate C: We can evaluate C over R
(and this is our main interest) and we can evaluate C over N[R]. In order to distinguish these two
ways of evaluation, we write JAKC ∈ N[R] for the value of gate A ∈ V in C, when C is evaluated
in N[R]. Again we omit the index C if it is clear from the context. Moreover, JCK = JA0KC . Note
that JAKC is a mapping from R
+ to N; hence for a word w ∈ R+, JAKC(w) is a natural number.
Let h be the canonical semiring homomorphism from N[R] to R that evaluates a non-commutative
polynomial in the semiring R (the range of this mapping is the subsemiring generated by R).
Thus, we have [A]C = h(JAKC) for every gate A and [C] = h(JCK). An example of a free evaluation
of a circuit is shown in Figure 2 on the left.
Recall that |R| = n ≥ 2. We define
R<n = {w ∈ R+ | |w| < n} and R≥n = {w ∈ R+ | |w| ≥ n}.
Note that these are sets of finite words over the alphabet R. So, these notations should not be
confused with the notation Rn, which is a subset of R (the set of all n-fold products). In fact,
we have h(R≥n) = Rn = RER. For every non-commutative polynomial f ∈ N[R] we define
fσ, fλ ∈ N[R] ∪ {⊥} (the short part and the long part of f) as follows (⊥ is a new symbol that
stands for “undefined”):
1. If supp(f) ⊆ R<n, then fσ = f and fλ = ⊥.
2. If supp(f) ⊆ R≥n, then fσ = ⊥ and fλ = f .
3. Otherwise let fσ, fλ ∈ N[R] such that f = fσ + fλ, supp(fσ) ⊆ R<n and supp(fλ) ⊆ R≥n.
Note that either fσ 6= ⊥ or fλ 6= ⊥, and that the decomposition in 3 is unique. Moreover, if
fσ 6= ⊥ 6= fλ, then f = fσ + fλ.
Example 5.7. Let R = {a, b, c} and thus n = 3. Let f = 2abbca + 3caab + bab + 4ac + 7b ∈
N[{a, b, c}]. We have fσ = 4ac+ 7b and fλ = 2abbca+ 3caab+ bab.
Lemma 5.8. There is a function in AC0(NL,CEP(R+)) that returns for a given circuit C =
(V,A0, rhs) either
• the semiring element [C] ∈ R (namely if JCKλ = ⊥), or
• a circuit D over the subsemiring 〈Rn〉 = 〈RER〉 such that [C] = [D] (namely if JCKσ = ⊥),
or
• a circuit D over the subsemiring 〈Rn〉 = 〈RER〉 and a semiring element σ ∈ R such that
[C] = [D] + σ (namely if JCKσ 6= ⊥ 6= JCKλ).
Proof. By Lemma 4.1 we can assume that C is in normal form. In the following, we omit the index
C in [A]C and JAKC , where A ∈ V is a gate of the circuit C.
Step 1. We first compute in AC0(NL) the set of all gates A ∈ V such that JAKσ 6= ⊥. For this,
we construct in logspace an arithmetic circuit A over the semiring (N,+, ·) with gates Aw where
A ∈ V and w ∈ R<n such that [Aw ]A = JAK(w) as follows:
• If rhs(A) = a ∈ R then rhs(Aw) =
{
1 if w = a
0 otherwise.
• If rhs(A) = B + C then rhs(Aw) = Bw + Cw.
1Of course, there is no chance of efficiently evaluating a circuit over the free semiring N[R], since this might
produce a doubly exponential number of monomials of exponential length. Circuit evaluation over N[R] is only
used as a tool in our proofs.
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• If rhs(A) = B · C then rhs(Aw) =
∑
w=uv Bu · Cv, where the sum goes over all u, v ∈ R
<n
with w = uv.
Note that the empty sum is interpreted as 0 and that A has constant multiplication depth. More-
over, the multiplication depth of a gate Aw is |w|−1. By Lemma 5.6 we can transform in logspace
A into an equivalent addition circuit, which we still denote with A. The circuit A contains all
gates Aw (A ∈ V , w ∈ R<n) and possibly some additional gates.
We can assume that A has a unique input gate Z with right-hand side 1. Let Uσ be the set of
all gates X of A such that Z ≤A X . These are exactly those gates of A that evaluate to a number
larger than zero. Hence, for all A ∈ V and w ∈ R<n, we have Aw ∈ Uσ if and only if JAK(w) > 0.
Moreover, JAK
σ 6= ⊥ if and only if Aw ∈ Uσ for some w ∈ R<n. The set Uσ can be computed in
AC0(NL). Hence, we can also compute for every A ∈ V the information whether JAKσ 6= ⊥ and,
in case JAK
σ 6= ⊥, the set supp(JAKσ) = supp(JAK) ∩R<n.
Step 2. For each gate A ∈ V with JAKσ 6= ⊥ we now compute the semiring element h(JAKσ) ∈ R.
For this we construct in logspace a circuit over R+ that evaluates to h(JAK
σ
). Hence, h(JAK
σ
) can
be computed using oracle access to CEP(R+).
We first remove from the arithmetic addition circuit A all gates that are not in Uσ. This
may produce copy gates (which is not a problem). Moreover, gate Z is now the only input gate
of A. For a semiring element a ∈ R we define the circuit Ca (over R+) by taking the addition
circuit A and redefining rhsσ(Z) = a. Then, for every gate Aw ∈ Uσ (A ∈ V , w ∈ R<n) we have
[Aw]Ca = JAK(w) · a. In particular, if JAK
σ 6= ⊥, then
h(JAK
σ
) =
∑
w∈supp(JAK)∩R<n
JAK(w) · h(w) =
∑
w∈supp(JAK)∩R<n
[Aw]Ch(w) .
From the circuits Ch(w) we can construct in logspace a circuit over R+ for this semiring element.
Evaluating this circuit using oracle access to CEP(R+) yields the element h(JAK
σ
).
Step 3. Next, we compute in AC0(NL) the set of all gates A ∈ V such that JAKλ 6= ⊥. Since n ≥ 2
(our initial assumption on the semiring R), we have JAK
λ 6= ⊥ if and only if there exist a gate
A′ ≤C A with rhs(A′) = B · C and words w1, w2 ∈ R<n such that |w1w2| ≥ n, JBK(w1) > 0 (i.e.,
Bw1 ∈ Uσ) and JCK(w2) > 0 (i.e., Cw2 ∈ Uσ). This condition can be tested in NL. Hence, we can
assume that the set of all A ∈ V with JAKλ 6= ⊥ is computed. If JA0K
λ
= ⊥, then we must have
JA0K
σ 6= ⊥ and we return the previously computed semiring element h(JA0K
σ
), which is [C] in this
case. Let us now assume that JA0K
λ 6= ⊥.
Step 4. We then construct a circuit Cλ = (Vλ, (A0)λ, rhsλ), which contains for every gate A ∈ V
with JAK
λ 6= ⊥ a gate Aλ such that [Aλ]Cλ = h(JAK
λ
). In particular, [Cλ] = h(JCK
λ
).
In a first step, we compute in AC0 the set M
λ of all multiplication gates A ∈ V such that the
following conditions hold: JAKλ 6= ⊥, rhs(A) = B · C for B,C ∈ V , JBKσ 6= ⊥ 6= JCKσ, and there
exist u ∈ supp(JBKσ), v ∈ supp(JCKσ) with |uv| ≥ n. This means that in the product JBK · JCK a
monomial of length at least n arises from monomials u ∈ supp(JBK), v ∈ supp(JCK), both of which
have length smaller than n.
Next, for every multiplication gateA ∈Mλ, where rhs(A) = B·C we compute in AC0(CEP(R+))
the semiring element
mA :=
∑
u,v
(JBK(u)JCK(v)) · h(uv) ∈ 〈Rn〉,
where the sum is taken over all words u ∈ supp(JBKσ), v ∈ supp(JCKσ) with |uv| ≥ n. Let us
take the addition circuit A constructed in Step 1 and 2 above. We add to A a single layer of
multiplication gates Au,v, where Bu, Cv ∈ Uσ. The right-hand side of Au,v is Bu · Cv. Using
Lemma 5.6, we can transform this circuit in logspace into an equivalent addition circuit; let us
denote this circuit with A2. Clearly, gate Au,v evaluates to the number JBK(u)JCK(v) ∈ N. This
number is larger than zero, since Bu, Cv ∈ Uσ. Hence, by replacing in the addition circuit A2 the
input value 1 by the semigroup element h(uv), we obtain a circuit over the semigroup R+, which
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we can evaluate using oracle access to CEP(R+). The value of gate Au,v yields the semiring element
(JBK(u)JCK(v)) ·h(uv). Finally, the sum of all these values (for all u ∈ supp(JBKσ), v ∈ supp(JCKσ)
with |uv| ≥ n) can be computed by another AC0-computation (it is a sum of a constant number
of semiring elements).
It remains to define the right-hand sides of the gates Aλ in Cλ. We distinguish the following
cases (note that A must be an inner gate of C since n ≥ 2 and C is in normal form).
Case 1. rhs(A) = B + C. Then we must have JBKλ 6= ⊥ or JCKλ 6= ⊥ (otherwise JAKλ = ⊥) and
we set
rhsλ(Aλ) =


Bλ, if JCK
λ
= ⊥,
Cλ, if JBK
λ = ⊥,
Bλ + Cλ, otherwise.
Case 2. rhs(A) = B · C, A ∈Mλ, and ⊥ /∈ {JBKσ, JBKλ, JCKσ, JCKλ}. Then we set
rhsλ(Aλ) = Bλ · Cλ + h(JBK
σ
) · Cλ +Bλ · h(JCK
σ
) +mA. (1)
If A 6∈ Mλ but ⊥ /∈ {JBKσ, JBKλ, JCKσ, JCKλ} then we take the same definition but omit the
summand mA.
Let us explain the definition (1). We have
JAKσ + JAKλ = JAK
= JBK · JCK = (JBKσ + JBKλ) · (JCKσ + JCKλ)
= JBKλ · JCKλ + JBKσ · JCKλ + JBKλ · JCKσ + JBKσ · JCKσ.
By selecting from the last line all monomials of length at least n, we get
JAK
λ
= JBK
λ · JCKλ + JBKσ · JCKλ + JBKλ · JCKσ +mA.
Applying to this equality the morphism h and noting that BC
h(uv)
u,v evaluates to (JBK(u)JCK(v)) ·
h(uv) shows that (1) is indeed the right definition for rhsλ(Aλ).
Case 3. rhs(A) = B · C and ⊥ ∈ {JBKσ, JBKλ, JCKσ, JCKλ}. Then the corresponding terms on the
right-hand side of (1) are omitted. More precisely if JXK
σ
= ⊥ (X ∈ {B,C}) then we omit in (1)
the product involving h(JXK
σ
) as well as the semiring element mA, and if JXK
λ
= ⊥ (X ∈ {B,C})
then we omit in (1) the two products involving Xλ. The reader may also interpret ⊥ as zero and
then do the obvious simplifications in (1) (but note that the semiring N[R] has no additive zero
element). For example, if JBKλ = JCKσ = ⊥ and JBKσ 6= ⊥ 6= JCKλ then rhsλ(Aλ) = h(JBK
σ)Cλ.
Since JAK
λ 6= ⊥, at least one of the summands in (1) remains.
Figure 2 shows an example of the above construction of the circuit Cλ, where n = 2. The shaded
parts are those parts that are removed because they would yield zero terms. These are exactly
those parts of the right-hand sides that are removed in the above Case 3. To the right of each gate
X , the value JXK
σ
is written. Note that the output gate evaluates to 2aab+ 2ab which is indeed
(2aab+ 2ab+ 2a)λ.
Step 5. We now apply Lemma 4.1 and transform in logspace Cλ into a circuit C′ in normal form.
We have to argue that the circuit C′ satisfies the conditions from Lemma 5.5 for the ideal I = 〈Rn〉.
The input values of the circuit Cλ are elements from 〈Rn〉 (they occur as the mA in (1)) and the
h(JXK
σ
) for X ∈ V . Only the input values h(JXKσ) can belong to R \ 〈Rn〉 (they can also belong
to 〈Rn〉). The circuit C′ is obtained from Cλ by (i) eliminating copy gates (that may arise from the
above Case 1) and (ii) splitting up right-hand sides of the form (1) (or a simpler form, see Case 3).
Note that in the circuit C′ an input gate Z with rhsC′(Z) ∈ R \ 〈Rn〉 can only occur in right-hand
sides of multiplication gates. Such a right-hand side must be of the form Bλ ·Z or Z ·Cλ (which is
obtained from splitting up the expression in (1)). Here, Bλ and Cλ are gates from the circuit Cλ.
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Figure 2: The construction of the circuit Cλ in the proof of Lemma 5.8.
But a gate Aλ of the circuit Cλ cannot be transformed into an input gate of C′ with a right-hand
side from R \ 〈Rn〉 (note that the values h(JXKσ) are “guarded” in (1) by multiplications with
gates Yλ). This shows that the conditions for Lemma 5.5 are satisfied.
Finally, Lemma 5.5 allows us to transform in logspace the circuit C′ into an equivalent normal
form circuit D over the subsemiring 〈Rn〉 = 〈RER〉. This circuit D satisfies [D] = h(JCKλ). We
output this circuit together with the previously computed value h(JCKσ) (if this value is not ⊥).
Then the output specification from the lemma is satisfied.
The next lemma transforms a normal form circuit over 〈RER〉 into a type admitting circuit.
Lemma 5.9. Given a normal form circuit C = (V,A0, rhs) over 〈RER〉, one can compute in
AC0(NL):
• a type admitting circuit C′ = (V ′, rhs′) (without output gate),
• a non-empty list of distinguished gates A1, . . . , Am ∈ V ′, where m ≤ |R|4, and
• elements ℓ1, r1, . . . , ℓm, rm ∈ R such that [C] =
∑m
i=1 ℓi[Ai]C′ri.
Proof. Let us interpret the circuit C = (V,A0, rhs) over the free semiring N[R]. For each input gate
A we can write [A] as
∑k
i=1 sie
3
i ti for a constant k (that only depends on R), si, ti ∈ R, ei ∈ E
and redefine rhs(A) =
∑k
i=1 sie
3
i ti (a sum of k monomials of length 5). Thus for all A ∈ V we
have supp(JAKC) ⊆ (RE
3R)+ ⊆ RER∗ER.
Let us define for every inner gate A of C the set
PA = {(s, e, f, t) ∈ R× E × E ×R | supp(JAKC) ∩ seR
∗ft 6= ∅}.
Hence, |PA| ≤ |R|4. We claim that the sets PA can be computed in AC
0(NL). For this, note that
(s, e, f, t) ∈ PA if and only if (i) e = f and there exists an input gate C of C such that the following
conditions hold:
• rhs(C) contains the monomial se3t.
• There is a path from C to A (possible the empty path) where all gates are addition gates.
or (ii) there exist input gates C1, C2 of C, and a multiplication gate B such that the following
conditions hold:
• rhs(C1) contains the monomial se3t′ for some t′ ∈ R.
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• rhs(C2) contains the monomial s′f3t for some s′ ∈ R.
• There is a path from C1 to B such that for every edge (X,Y ) along this path, where Y is a
multiplication gate, rhs(Y ) = X · Z for some gate Z.
• There is a path from C2 to B such that for every edge (X,Y ) along this path, where Y is a
multiplication gate, rhs(Y ) = Z ·X for some gate Z.
• There is a path from B to A (possible the empty path) where except for B all gates are
addition gates.
These conditions can be checked in NL.
We next compute in logspace a new circuit D that contains for every gate A of C and every tuple
(s, e, f, t) ∈ PA a gate As,e,f,t such that the following holds, where as usual JAs,e,f,tKD denotes the
evaluation of the gate As,e,f,t in the free semiring N[R] and L(A, s, e, f, t) := supp(JAKC)∩ seR
∗ft
(which is non-empty since (s, e, f, t) ∈ PA):
JAs,e,f,tKD =
∑
w∈L(A,s,e,f,t)
JAKC(w) · w (2)
Intuitively, we decompose the polynomial JAKC into several summands according to the first two
and last two symbols in every monomial. We define the rules of D as follows, where A is a gate of
C:
Case 1. rhs(A) =
∑k
i=1 sie
3
i ti. Then, we have PA = {(si, ei, ei, ti) | 1 ≤ i ≤ k} and we set
rhs(Asi,ei,ei,ti) = sie
3
i ti.
Case 2. rhs(A) = B · C and (s, e, f, t) ∈ PA. We set
rhs(As,e,f,t) =
∑
(s,e,f ′,t′)∈PB
∑
(s′,e′,f,t)∈PC
Bs,e,f ′,t′ · Cs′,e′,f,t.
Case 3. rhs(A) = B + C and (s, e, f, t) ∈ PA. We set
rhs(As,e,f,t) = Bs,e,f,t + Cs,e,f,t.
With these right-hand sides, property (2) is easy to verify.
The idea of the last step is the following: Let u = (s, e, f, t) ∈ PA. Every non-commutative
polynomial JAuKD has the property that each of its monomials starts with see and ends with fft.
By factoring out the common prefix se and suffix ft, respectively, we can write JAuKD = segft,
where g ∈ eN[R]f or g = e (the latter case occurs if A is an input gate with right-hand side
se3t, in which case we have e = f). We now construct in logspace a circuit C′, which contains
gates A′s,e,f,t (where As,e,f,t is a gate of D as above) such that in the free semiring N[R], A
′
s,e,f,t
evaluates to the above polynomial g. We define the right-hand side of A′s,e,f,t again by a case
distinction, where we use the right-hand sides for D that we defined in the Cases 1-3 above.
Case 1. e = f and rhs(As,e,e,t) = se
3t. Then, we set rhs(A′s,e,e,t) = e.
Case 2. rhs(As,e,f,t) =
∑
(s,e,f ′,t′)∈PB
∑
(s′,e′,f,t)∈PC
Bs,e,f ′,t′ · Cs′,e′,f,t. We set
rhs(A′s,e,f,t) =
∑
(s,e,f ′,t′)∈PB
∑
(s′,e′,f,t)∈PC
B′s,e,f ′,t′(f
′t′s′e′)Cs′,e′,f,t. (3)
Case 3. rhs(As,e,f,t) = Bs,e,f,t + Cs,e,f,t. We set
rhs(A′s,e,f,t) = B
′
s,e,f,t + C
′
s,e,f,t.
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It is now straightforward to verify that for every gate A of C we have:
JAKC =
∑
(s,e,f,t)∈PA
JAs,e,f,tKD =
∑
(s,e,f,t)∈PA
seJA′s,e,f,tKC′ft
Hence, if we evaluate the circuits C, D, and C′ in the semiring R we get
[A]C =
∑
(s,e,f,t)∈PA
[As,e,f,t]D =
∑
(s,e,f,t)∈PA
se[A′s,e,f,t]C′ft.
Note that [A′s,e,f,t]C′ ∈ eRf , which holds, since [A
′
s,e,f,t]C′ = h(JA
′
s,e,f,tKC′) and every monomial
of JA′s,e,f,tKC′ starts with e and ends with f . Moreover, every input value of the circuit C
′ is from
ERE: These are the elements e (in Case 1) and f ′t′s′e′ (in Case 2).
Note that C′ admits a type function; We set type(A′s,e,f,t) = (e, f). Moreover, using Lemma 4.1
we transform C′ in logspace into normal form by splitting up right-hand sides of the form (3).
Thereby we extend the type-mapping to the new gates that are introduced. For instance, if we
introduce a gate with right-hand side B′s,e,f ′,t′(f
′t′s′e′) (which occurs in (3)), then this gate gets
the type (e, e′), and the gate that computes (in two steps) B′s,e,f ′,t′(f
′t′s′e′)Cs′,e′,f,t gets the type
(e, f). This ensures that the three conditions from Definition 5.1 are satisfied.
Combining Lemma 5.8 and 5.9 immediately yields Proposition 5.3.
5.2 Step 2: A parallel evaluation algorithm for type admitting circuits
In this section we prove Proposition 5.4. We present a parallel evaluation algorithm for type
admitting circuits. This algorithm terminates after at most |R| rounds, if R has a so called
rank-function, which we define first. As before, let E = E(R).
Definition 5.10. We call a function rank : R → N \ {0} a rank-function for R if it satisfies the
following conditions for all a, b ∈ R:
1. rank(a) ≤ rank(a+ b)
2. rank(a), rank(b) ≤ rank(a · b)
3. If a, b ∈ eRf for some e, f ∈ E and rank(a) = rank(a+ b), then a = a+ b.
Note that if R
•
is a monoid, then one can choose e = 1 = f in the third condition in Defini-
tion 5.10, which is therefore equivalent to: If rank(a) = rank(a+ b) for a, b ∈ R, then a = a+ b.
Example 5.11 (Example 4.7 continued). Let G be a finite group and consider the semiring P(G).
One can verify that the function A 7→ |A|, where ∅ 6= A ⊆ G, is a rank-function for P(G). On
the other hand, if S is a finite semigroup, which is not a group, then S cannot be cancellative.
Assume that ab = ac for a, b, c ∈ S with b 6= c. Then {a} · {b, c} = {ab}. This shows that the
function A 7→ |A| is not a rank-function for P(S).
Theorem 5.12. If the finite semiring R has a rank-function rank, then the restriction of CEP(R)
to type admitting circuits belongs to AC0(NL,CEP(R+),CEP(R•)).
Proof. Let C = (V,A0, rhs) be a circuit with the type function type. We present an algorithm
which partially evaluates the circuit in a constant number of phases, where each phase can be
carried out in AC0(NL,CEP(R+),CEP(R•)) and the following invariant is preserved:
Invariant. After phase k all gates A with rank([A]C) ≤ k are evaluated, i.e., are input gates.
In the beginning, i.e., for k = 0, the invariant clearly holds (since 0 is not in the range of the
rank-function). After max{rank(a) | a ∈ R} (which is a constant) many phases the output gate A0
is evaluated. We present phase k of the algorithm, assuming that the invariant holds after phase
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k − 1. Thus, all gates A with rank([A]C) < k of the current circuit C are input gates. The goal of
phase k is to evaluate all gates A with rank([A]C) = k. For this, we proceed in two steps:
Step 1. As a first step the algorithm evaluates all subcircuits that only contain addition and input
gates. This maintains the invariant and is possible in AC0(NL,CEP(R+)). After this step, every
addition-gate A has at least one inner input gate, which we denote by inner(A) (if both input gates
are inner gates, then choose one arbitrarily). The NL-oracle access is needed to compute the set
of all gates A for which no multiplication gate B ≤C A exists.
Step 2. Define the multiplicative circuit C′ = (V,A0, rhs
′) by
rhs′(A) =
{
inner(A) if A is an addition-gate,
rhs(A) if A is a multiplication gate or input gate.
(4)
The circuit C′ can be brought into normal form by Lemma 4.1 and then evaluated using the oracle
for CEP(R
•
). A gate A ∈ V is called locally correct if (i) A is an input gate or multiplication gate
of C, or (ii) A is an addition gate of C with rhs(A) = B+C and [A]C′ = [B]C′ +[C]C′ . We compute
the set
W = {A ∈ V | B is locally correct for all gates B with B ≤C A}
in AC0(NL). A simple induction shows that for all A ∈W we have [A]C = [A]C′ . Hence we can set
rhs(A) = [A]C′ for all A ∈W . This concludes phase k of the algorithm.
To prove that the invariant still holds after phase k, we show that for each gate A ∈ V with
rank([A]C) ≤ k we have A ∈ W . This is shown by induction over the depth of A in C. Assume
that rank([A]C) ≤ k. By the first two conditions from Definition 5.10, all gates B <C A satisfy
rank([B]C) ≤ k. Thus, the induction hypothesis yields B ∈W and hence [B]C = [B]C′ for all gates
B <C A.
It remains to show that A is locally correct, which is clear if A is an input gate or a multiplica-
tion gate. So assume that rhs(A) = B+C where B = inner(A), which implies [A]C′ = [B]C′ by (4).
Since B is an inner gate, which is not evaluated after phase k−1, it holds that rank([B]C) ≥ k and
therefore rank([A]C) = rank([B]C) = k. By Definition 5.1 there exist idempotents e, f ∈ E with
type(B) = type(C) = (e, f) and thus [B]C , [C]C ∈ eRf . The third condition from Definition 5.10
implies that [A]C = [B]C + [C]C = [B]C . We get
[A]C′ = [B]C′ = [B]C = [A]C = [B]C + [C]C = [B]C′ + [C]C′ .
Therefore A is locally correct.
Example 5.13 (Example 4.7 continued). Figure 3 shows a circuit C over the power semiring
P(G) of the group G = (Z5,+). Recall from Example 5.11 that the function A 7→ |A| is a rank
function for P(G). We illustrate one phase of the algorithm. All gates A with rank([A]) < 3 are
evaluated in the circuit C shown in (a). The goal is to evaluate all gates A with rank([A]) = 3.
The first step would be to evaluate maximal ∪-circuits, which is already done. In the second step
the circuit C′ (shown in (b)) from the proof of Lemma 5.12 is computed and evaluated using the
oracle for CEP(Z5,+). The dotted wires do not belong to the circuit C′. All locally correct gates
are shaded. Note that the output gate is locally correct but its right child is not locally correct.
All other shaded gates form a downwards closed set, which is the set W from the proof. These
gates can be evaluated such that in the resulting circuit (shown in (c)) all gates which evaluate to
elements of rank 3 are evaluated.
For the proof of Proposition 5.4, it remains to show that every finite {0, 1}-free semiring has a
rank-function.
Lemma 5.14. Let R be {0, 1}-free. Let e, f ∈ R such that
• ef = fe = f ,
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∪{0, 1, 2, 3, 4}
∪
{1, 2, 3}
∪
{0, 1, 2, 3, 4}
+
{1, 2, 3}
+
{1, 2, 3, 4}
{0, 1} {1, 2} {0, 2}
∪
{1, 2, 3, 4}
∪
{1, 2, 3}
∪
{1, 2, 3, 4}
+
{1, 2, 3}
+
{1, 2, 3, 4}
{0, 1} {1, 2} {0, 2}
∪
{1, 2, 3} ∪
{1, 2, 3} {1, 2, 3, 4}
{0, 1} {1, 2} {0, 2}
Figure 3: The parallel evaluation algorithm over the power semiring P(Z5).
• e2 = e,
• f2 = f + f = f .
Then e + f = f .
Proof. With f = 0 and e + f = 1 all equations from Lemma 3.1 (point 4) hold. Hence, we must
have e + f = f .
Lemma 5.15. If the finite semiring R is {0, 1}-free, then R has a rank-function.
Proof. For a, b ∈ R we define a  b if b can be obtained from a by iterated additions and left- and
right-multiplications of elements from R. This is equivalent to the following condition:
∃ℓ, r, c ∈ R : b = ℓar + c (where each of the elements ℓ, r, c can be also missing)
Since  is a preorder on R, there is a function rank : R → N \ {0} such that for all a, b ∈ R we
have
• rank(a) = rank(b) iff a  b and b  a,
• rank(a) ≤ rank(b) if a  b.
We claim that rank satisfies the conditions of Definition 5.10. The first two conditions are clear,
since a  a + b and a, b  ab. For the third condition, let e, f ∈ E, a, b ∈ eRf such that
rank(a+b) = rank(a), which is equivalent to a+b  a. Assume that a = ℓ(a+b)r+c = ℓar+ℓbr+c
for some ℓ, r, c ∈ R (the case without c can be handled in the same way). Since a = eaf and
b = ebf , we have a = ℓe(a+ b)fr + c and hence we can assume that ℓ and r are not missing. By
multiplying with e from the left and f from the right we get a = (eℓe)(a + b)(frf) + (ecf), so
we can assume that ℓ = eℓe and r = frf . After m repeated applications of a = ℓar + ℓbr + c we
obtain
a = ℓmarm +
m∑
i=1
ℓibri +
m−1∑
i=0
ℓicri. (5)
Let n ≥ 1 such that nx is additively idempotent and xn is multiplicatively idempotent for all
x ∈ R. Hence nxn is both additively and multiplicatively idempotent for all x ∈ R. If we
choose m = n2, the right hand side of (5) contains the partial sum
∑n
i=1 ℓ
inbrin. Furthermore,
e(nℓn) = (nℓn)e = nℓn and f(nrn) = (nrn)f = nrn. Therefore, Lemma 5.14 implies that
nℓn = nℓn + e and nrn = nrn + f , and hence:
n∑
i=1
ℓinbrin = n(ℓnbrn) = n2(ℓnbrn) = (nℓn)b(nrn) = (nℓn + e)b(nrn)
= (nℓn)b(nrn) + eb(nrn) = (nℓn)b(nrn) + eb(nrn + f)
= (nℓn)b(nrn) + eb(nrn) + ebf =
(
n∑
i=1
ℓinbrin
)
+ b.
Thus, we can replace in (5) the partial sum
∑n
i=1 ℓ
inbrin by
∑n
i=1 ℓ
inbrin + b, which proves that
a = a+ b.
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6 An application to formal language theory
We present an application of our complexity results for circuit evaluation to formal language
theory. Recall that a context-free grammar (over Σ) is a tuple G = (V,Σ, S, P ) consisting of a
finite set of variables V , a finite alphabet Σ, a start variable S ∈ V and a set P of productions
A → α where A ∈ V and α ∈ (V ∪ Σ)∗. We write LG(A) for the language of A, i.e. the set of
words w ∈ Σ∗ which can be derived from A using the productions in P , and write L(G) for LG(S).
Every circuit over the free monoid Σ∗ can be seen as a context-free grammar producing exactly
one word. Such a circuit is also called a straight-line program, briefly SLP. It is a context-free
grammar H = (V,Σ, S, P ) that contains for every variable A ∈ V exactly one rule of the form
A→ α. Moreover, H is acyclic, i.e., there is no non-empty derivation from a variable A to a word
containing A. We denote with valH(A) the unique word in the language LH(A). Moreover, let
val(H) = valH(S).
Given an alphabet Σ and a language L ⊆ Σ∗, the intersection non-emptiness problem for L,
denoted by CFG-IP(L,Σ), is the following decision problem:
Input: A context-free grammar G over Σ
Question: Does L(G) ∩ L 6= ∅ hold?
For every regular language L, this problem is solvable in polynomial-time by constructing a
context-free grammar for L(G) ∩ L from the given grammar G and a finite automaton for L. The
constructed grammar then has to be tested for emptiness, which is possible in polynomial time.
However, testing emptiness of a given context-free language is P-complete [16]. An easy reduction
shows that the problem CFG-IP(L,Σ) is P-complete for any non-empty language L.
Theorem 6.1. For every non-empty language L ⊆ Σ∗, CFG-IP(L,Σ) is P-complete.
Proof. Let G = (V,Σ, S, P ) be a context-free grammar. We reduce emptiness of G to the intersec-
tion non-emptiness problem as follows. Let X 6∈ V be a new variable. We replace all occurrences
of terminal symbols in productions of G by X and then add the rules X → ε and X → aX for all
a ∈ Σ (thus, X produces Σ∗). Observe that the new grammar G′ satisfies L(G) 6= ∅ if and only if
L(G′) = ∅. Further, L(G′) is either ∅ or Σ∗. Hence, L(G) 6= ∅ if and only if L(G′)∩L 6= ∅. Clearly,
the reduction can be performed in logspace.
By Theorem 6.1 we have to put some restriction on context-free grammars in order to get
NC-algorithms for the intersection non-emptiness problem. It turns out that productivity of all
variables is the right assumption. Thus, we require that LG(A) 6= ∅ for all A ∈ V . In order to avoid
a promise problem (testing productivity of a variable is P-complete) we add to the input grammar
G = (V,Σ, S, P ) an SLP H = (V,Σ, S, R) which uniformizes G in the sense that R contains for
every variable A ∈ V exactly one rule (A → α) ∈ P . Hence, the word valH(A) ∈ LG(A) is a
witness for LG(A) 6= ∅.
Example 6.2. Here is a context-free grammar, where the underlined productions form a uni-
formizing SLP:
S → SS, S → aSb, S → A, A→ aA, A→ B, B → bB, B → b
We study the following decision problem PCFG-IP(L,Σ) in the rest of this section:
Input: A productive context-free grammar G over Σ and a uniformizing SLP H for G.
Question: Does L(G) ∩ L 6= ∅ hold?
The goal of this section is to classify regular languages L by the complexity of PCFG-IP(L,Σ).
6.1 Reduction to circuit evaluation
In the following we prove that PCFG-IP(L,Σ) is equivalent (with respect to constant depth re-
ductions) to the circuit evaluation problem for a suitable finite semiring that is derived from
L.
19
We start with a few standard notations from algebraic language theory. A language L ⊆ Σ∗
is recognized by a monoid M if there exists a homomorphism h : Σ∗ → M such that h−1(F ) = L
for some F ⊆ M . It is known that a language is regular if and only if it is recognized by a
finite monoid. The syntactic congruence ≡L is the equivalence relation on Σ∗ that is defined by
u ≡L v (u, v ∈ Σ∗) if the following holds: ∀x, y ∈ Σ∗ : xuy ∈ L ⇔ xvy ∈ L. It is indeed a
congruence relation on the free monoid Σ∗. The quotient monoid Σ∗/≡L is the smallest monoid
which recognizes L; it is called the syntactic monoid of L. From now on we fix a language L ⊆ Σ∗,
a surjective homomorphism h : Σ∗ → M onto the syntactic monoid M of L and a set F ⊆ M
satisfying h−1(F ) = L. As a variation of computation problem CEP(P(M)), we define the decision
problem CEP(P(M), F ):
Input: A circuit over P(M)
Question: Does [C] ∩ F 6= ∅ hold?
Lemma 6.3. PCFG-IP(L,Σ) is equivalent to CEP(P(M), F ) with respect to constant depth reduc-
tions.
Proof. We first reduce PCFG-IP(L,Σ) to CEP(P(M), F ). Let G = (V,Σ, S, P ) be a productive
context-free grammar and let H = (V,Σ, S, R) be a uniformizing SLP for G. To decide whether
L(G) ∩ L 6= ∅, we construct a circuit whose gates compute all sets XA = h(LG(A)) ∈ P(M) for
A ∈ V . Then we test whether XS intersects F .
In preparation we compute from H a circuit whose gates evaluate to the singleton sets X
(0)
A :=
{h(valH(A))} for A ∈ V . Every production (A→ α0A1α1 · · ·Akαk) ∈ R with A1, . . . , Ak ∈ V and
α0, . . . , αk ∈ Σ∗ is translated to the definition
rhs(A) = {h(α0)} · A1 · {h(α1)} · · ·Ak · {h(αk)}
in the circuit. Now the tuple (XA)A∈V is the least fixed-point of the following monotone operator
µ:
µ :
(
2M
)|V |
→
(
2M
)|V |
(6)
µ((YA)A∈V ) =
(
YA ∪
⋃
h(α0)YA1h(α1) · · ·YAkh(αk)
)
A∈V
(7)
where the union in (7) ranges over all productions A→ α0A1α1 · · ·Akαk ∈ P for A1, . . . , Ak ∈ V
and α0, . . . , αk ∈ Σ∗. The smallest fixpoint of µ can be computed by the fixed-point iteration
Y
(0)
A = ∅, Y
(n+1)
A = µ((Y
(n)
A )A∈V ) (8)
which reaches the least fixed-point after at most |V | · |M | steps. Equation (8) gives rise to an
AC0-computable circuit over the semiring (2M ,∪, ·) computing XS = h(L(G)). Since we disallow
the empty set in P(M), we instead initialize the fixed-point iteration in (8) with the non-empty
subsets X
(0)
A ⊆ XA. This yields a circuit over P(M) for XS .
Let us now reduce CEP(P(M), F ) to PCFG-IP(L,Σ). Let C = (V,A0, rhs) be a circuit over
P(M). We define a grammar G = (V,Σ, A0, P ) as follows:
• If rhs(A) = {m1, . . . ,mk} ∈ P(M), add the rules A→ wi to P (1 ≤ i ≤ k) where wi ∈ Σ∗ is
any word with h(wi) = mi.
• If rhs(A) = B ∪ C, add the rules A→ B and A→ C to P .
• If rhs(A) = B · C, add the rules A→ BC to P .
Then every gate A ∈ V evaluates to h(LG(A)). In particular, we have h(L(G)) = [C]. Therefore,
[C] ∩ F 6= ∅ if and only if L(G) ∩ L 6= ∅.
Now clearly CEP(P(M), F ) is logspace reducible to CEP(P(M)) but not necessarily vice versa
as the following example shows:
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Example 6.4. Consider the language L = {a, b}∗a{a, b}∗ ⊆ {a, b}∗ of all words which contain the
symbol a. Its syntactic monoid is the two-element monoid M = {1, e} where e is an idempotent
element. We have L = h−1({e}) for the homomorphism h : {a, b}∗ → M defined by h(a) = e,
h(b) = 1. One can decide CEP(P(M), {e}) in NL: For a circuit C we have e ∈ [C] if and only if
an input gate with e on the right-hand side is reachable from the output gate. However, since M
is not a local group, CEP(P(M)) is P-complete by Theorem 4.8. This can be also seen directly:
The sets {e} and {1, e} form a Boolean semiring. On the other hand, for the purpose of deciding
CEP(P(M), {e}) one does not have to distinguish the sets {e} and {1, e}. Identifying these two
sets in P(M) yields a {0, 1}-free semiring whose circuit evaluation problem is in NL.
The example above motivates to define a congruence relation on P(M) where congruent subsets
are either both disjoint from F or both not. Define the equivalence relation ∼F on P(M) by
A1 ∼F A2 ⇐⇒ ∀ℓ, r ∈M : ℓA1r ∩ F 6= ∅ ⇐⇒ ℓA2r ∩ F 6= ∅
for subsets A1, A2 ∈ P(M). The following lemmata summarize the basic properties of ∼F .
Lemma 6.5. The following properties hold.
(1) A1 ∼F A2 implies (LA1R ∩ F 6= ∅ ⇐⇒ LA2R ∩ F 6= ∅) for all L,R ⊆M .
(2) The relation ∼F is a congruence relation. In particular, P(M)/∼F is a semiring.
(3) Every ∼F -class contains a largest subset with respect to ⊆.
Proof. Property (1) is clear because LAiR∩F 6= ∅ if and only if ℓAir∩F 6= ∅ for some ℓ ∈ L, r ∈ R.
For (2), assume A1 ∼F A2 and B1 ∼F B2. Then for all ℓ, r ∈M we have
ℓ(A1 ∪B1)r ∩ F 6= ∅ ⇐⇒ (ℓA1r ∪ ℓB1r) ∩ F 6= ∅
⇐⇒ ℓA1r ∩ F 6= ∅ or ℓB1r ∩ F 6= ∅
⇐⇒ ℓA2r ∩ F 6= ∅ or ℓB2r ∩ F 6= ∅
⇐⇒ (ℓA2r ∪ ℓB2r) ∩ F 6= ∅
⇐⇒ ℓ(A2 ∪B2)r ∩ F 6= ∅
and, by (1),
ℓA1(B1r) ∩ F 6= ∅ ⇐⇒ (ℓA2)B1r ∩ F 6= ∅ ⇐⇒ ℓA2B2r ∩ F 6= ∅.
For (3) note that by (2)l, A1 ∼F A2 implies A1 = A1 ∪ A1 ∼F A1 ∪ A2. Thus, every ∼F -class is
closed under union and therefore has a largest element with respect to ⊆.
Lemma 6.6. CEP(P(M), F ) is equivalent to CEP(P(M)/∼F ) with respect to constant depth
Turing-reductions. In other words: AC0(CEP(P(M), F )) = AC0(CEP(P(M)/∼F )).
Proof. Clearly, every circuit C over P(M) can be regarded as a circuit C′ over P(M)/∼F such that
[C′] is the ∼F -class of [C]. Every ∼F -class either contains only subsets of M which are disjoint to
F or only subsets with non-empty intersection with F . Thus, [C′] determines whether [C]∩F 6= ∅.
For the other direction, given a circuit C′ over P(M)/∼F , we define a circuit C over P(M)
by picking arbitrary representative elements (subsets of M) for the input values (which are ∼F -
classes) of the circuit C′. Then we test for all ℓ, r ∈ M whether ℓ[C]r ∩ F 6= ∅. This information
is independent from the choice of representative elements and uniquely determines the ∼F -class
[C′].
From Corollary 4.6 and Lemma 6.3 and 6.6 we obtain:
Theorem 6.7. PCFG-IP(L,Σ) is equivalent to CEP(P(M)/∼F ) with respect to constant depth
Turing-reductions. Therefore,
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• PCFG-IP(L,Σ) is P-complete if P(M)/∼F is not {0, 1}-free or its multiplicative semigroup
is not solvable,
• PCFG-IP(L,Σ) is in DET if P(M)/∼F is {0, 1}-free and its multiplicative semigroup is solv-
able, and
• PCFG-IP(L,Σ) is in NL if P(M)/∼F is {0, 1}-free and its multiplicative semigroup is aperi-
odic.
It would be nice to have a simple characterization of when P(M)/∼F is {0, 1}-free (resp., its
multiplicative semigroup is solvable). For {0, 1}-freeness, we can show:
Proposition 6.8. P(M)/∼F is {0, 1}-free if and only if
∀s, t ∈M, e ∈ E(M) : st ∈ F =⇒ set ∈ F. (9)
Proof. Assume first that P(M)/∼F is {0, 1}-free. Let s, t ∈M such that st ∈ F and let e ∈ E(M).
We have {e} ∼F {1, e} since otherwise their two ∼F -classes would form a Boolean subsemiring B2
in P(M)/∼F . From st ∈ F it follows that s{1, e}t ∩ F 6= ∅ and hence s{e}t ∩ F 6= ∅. Therefore
set ∈ F .
Assume now that the implication (9) holds and towards a contradiction assume that R is a
subsemiring of P(M) with the zero-element [A]∼F and the one-element [B]∼F . We choose A,B to
be the ⊆-maximal elements in their classes. Then we have A ⊆ B because [A]∼F ∪ [B]∼F = [B]∼F .
Further A2 ∼F A implies A
2 ⊆ A by maximality of A and therefore A contains at least an
idempotent e ∈ A (take aω for any a ∈ A). Finally we have AB ∼F A, which implies AB ⊆ A.
Since A and B are not ∼F -equivalent there exist elements s, t ∈M such that sAt∩F = ∅ but
sbt ∈ F for some b ∈ B. However, eb ∈ AB ⊆ A and by assumption sebt ∈ F , contradiction.
We do not have a nice characterization for solvability of the multiplicative semigroup of
P(M)/∼F .
Let us conclude this section with an application of Corollary 6.7:
Example 6.9. Consider a language of the form L = Σ∗a1Σ
∗a2Σ
∗ . . . akΣ
∗ for a1, . . . , ak ∈ Σ,
which is a so called piecewise testable language. We claim that PCFG-IP(L,Σ) is decidable in
NL. First, since uw ∈ L implies uvw ∈ L for all u, v, w ∈ Σ∗, the syntactic monoid M and the
accepting subset F ⊆ M of L clearly satisfies the condition of Proposition 6.8. Second, clearly
P(M)+ is aperiodic and hence also (P(M)/∼F )+. Third, we show that P(M)• and hence also
(P(M)/∼F )• is aperiodic. Simon’s theorem [32] states that a language is piecewise testable if and
only if its syntactic monoid is J -trivial. We claim that P(M)
•
is also J -trivial, in particular
aperiodic. Let A,B ∈ P(M) such that A ≡J B. Consider the directed bipartite graph on A ⊎ B
with edges
{(a, b) ∈ A×B | a ≥J b} ∪ {(b, a) ∈ B ×A | b ≥J a}.
Every vertex has at least one outgoing and one incoming edge, which means that it belongs to a
non-trivial strongly connected component. Since M is J -trivial, we must have A = B.
7 Some results about infinite semirings
It would be interesting to see, whether our techniques can be extended to certain infinite semirings.
Recently, it was shown that for certain finitely generated (but infinite) linear groups, the circuit
evaluation problem belongs to NC2 or at least coRNC2 (the complement of the randomized version
of NC2) [17, 18]. Of course, if one deals with infinite structures, one needs a finite representation
of the elements of the structure. Moreover, in contrast to finite structures, the circuit evaluation
problem (i.e., the question, whether a given circuit evaluates to a given element) is not equivalent
to its computation variant, where one wants to compute the output value of the circuit. A good
example is the arithmetic ring (Z,+, ·). Whether a given circuit over this ring evaluates to a
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given element is equivalent to the question, whether a given circuit evaluates to zero, which, in
turn, is equivalent to the famous polynomial identity testing problem [2]. Its complexity is in
co-randomized polynomial time and no deterministic polynomial time algorithm is known (the
problem is easily seen to be P-hard). On the other hand, by iterated squaring one can construct a
circuit over (Z,+, ·) with n gates that evaluates to 22
n
. The binary representation of this number
needs 2n bits. This shows that in general, we cannot even write down the output value of a given
circuit in polynomial time. But even for semirings, where this phenomenon does not occur, it
seems to be difficult to obtain NC-algorithms. As an example, let us consider one of the simplest
infinite semirings, namely the max-plus semiring (N,max,+). Note that it is {0, 1}-free (this
follows from Lemma 3.1) and + (the semiring multiplication) is commutative.
Theorem 7.1. CEP(N,max,+) is P-complete.
Proof. A given circuit over (N,max,+) can be sequentially evaluated in polynomial time by rep-
resenting all numbers in binary notation. Note that a max-gate does not increase the number of
bits, whereas a +-gate can increase the number of bits by at most one (the sum of an n-bit number
and an m-bit number has at most max{n,m}+ 1 many bits).
For the lower bound we reduce from CEP(B2). Let C = (V,A0, rhsC) be a circuit over the
boolean semiring. W.l.o.g. we can assume that C consists of n layers, where all wires go from layer
k to layer k+1 for some k. Layer 1 contains the input gates and layer n contains the output gate
A0. We now construct a circuit D = (V,A0, rhsD) over (N,max,+) with the same gates as C. The
idea is to construct D such that the following conditions hold for every gate A ∈ V on layer k:
(a) If [A]C = 0 then [A]D = 2
k − 1
(b) If [A]C = 1 then [A]D = 2
k
To get this correspondence, we define the right-hand sides for D as follows, where B and C are on
layer k < n and A is on layer k + 1.
• If rhsC(A) = B ∧ C then rhsD(A) = max(B + C, 2k+1 − 1).
• If rhsC(A) = B ∨ C then rhsD(A) = max(B,D) + 2k.
Moreover, if rhsC(A) = 0 (resp., rhsC(A) = 1), then gate A is on layer 1 and we set rhsD(A) = 1
(resp., rhsD(A) = 2). With these settings, it is straightforward to show that (a) and (b) hold. In
particular, we have [C] = 1 if and only if [D] = 2n.
Let us conclude this section with a few results on power semirings, in particular, power semir-
ings of groups. Recall from Example 4.7 that for a finite solvable group G, the semiring of
non-empty subsets P(G) has a circuit evaluation problem in DET. This motivates the question
for the complexity of the circuit evaluation problem of P(G) for an infinite but finitely generated
group G. To avoid the problem of representing the output value of a circuit over P(G) (which may
be a set of exponentially many group elements) we consider again the variant CEP(P(G), F ) from
Section 6, which asks whether the set computed by a given circuit over P(G) contains an element
from a given set F ⊆ G. We can assume that the input gates of the circuit are labelled with
singleton sets {a}, where a is a generator of G. This variant of the circuit evaluation problem can
be seen as a nondeterministic version of the compressed word problem for G (i.e., CEP(G)) [21].
As an example, a result from [33] can be reformulated as follows: CEP(P(Z), {0}) is NP-complete,
where Z is the additive group of integers, i.e., the free group of rank 1. For the free group of rank
2, briefly F2, we have:
Theorem 7.2. CEP(P(F2), {1}) is PSPACE-complete.
Proof. Let us fix the generating set {a, a−1, b, b−1} for F2. We first show that CEP(P(F2), {1}) is
in PSPACE. First, we show that CEP(P(F2), {1}) restricted to circuits that are trees is in LOGCFL,
i.e., it can be solved in polynomial time on a nondeterministic pushdown machine with an auxiliary
working tape of logarithmic length. For this, the machine traverses the input circuit (a tree) in
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a depth-first left-to-right manner and thereby stores the current node in the tree. Each time, the
machine arrives at a ∪-gate A from A’s parent gate, it nondeterministically decides whether it
proceeds to the left or right child of A. If it goes to the right child, then the subtree rooted in
the left child of A is omitted in the traversal. Similarly, if the machine goes to the left child, then
when returning to A it omits the right subtree of A in the traversal. Thus, the machine chooses
nondeterministically for each union gate one of the two children and only traverses the subtree
of the chosen child. Finally, when the machine arrives at a leaf of the tree, i.e., an input gate of
the circuit, and this leaf is labelled with the group generator x ∈ {a, a−1, b, b−1} then it pushes
x on the pushdown. If the top of the pushdown then ends with x−1x, it pops x−1x from the
pushdown. Then the machine continues with the traversal of the tree. At the end of the traversal,
the machine accepts if and only if the pushdown is empty.
Basically, the above machine nondeterministically chooses a word over {a, a−1, b, b−1} that be-
longs to the circuit output if the circuit is interpreted over the power semiring P({a, a−1, b, b−1}∗).
Moreover, while generating this word, it verifies, using the pushdown, that the word is equal to 1
in the free group F2. Now we use the fact that LOGCFL is contained in DSPACE(log
2(n)). Hence,
CEP(P(F2), {1}) restricted to circuits that are trees is in DSPACE(log
2(n)). From this, it follows
easily that CEP(P(F2), {1}) for general (non-tree-like) circuits belongs to PSPACE: The function
that maps a circuit C to its unfolding (a tree that is equivalent to C) can be computed by a Turing
machine with output in polynomial space (a so called PSPACE-transducer). This follows from
the fact that the gates of the unfolding of C can be identified with paths in C that start in the
output gate and go down in the circuit. The set of all these paths can be produced in polynomial
space. Now we use a simple lemma (see [22, Lemma 1] stating that a preimage f−1(L) belongs
to PSPACE, if f can be computed by a PSPACE-transducer and the language L can be decided in
polylogarithmic space.
For the lower bound we use a result from [28], saying that the intersection non-emptiness
problem for given acyclic context-free grammars G1 and G2 is PSPACE-complete. By coding
terminal symbols into a binary alphabet, we can assume that the terminal alphabet of G1 and
G2 is {a, b}. Moreover, by the construction in [28], G1 and G2 are productive (which for acyclic
grammars just means that every nonterminal has a rule). For a word w = a1a2 · · ·an with
ai ∈ {a, b} let w−1 = a−1n · · · a
−1
2 a
−1
1 . It is straightforward to construct from G1 and G2 an acyclic
productive context-free grammar G over the terminal alphabet {a, b, a−1, b−1} such that
L(G) = {w1w
−1
2 | w1 ∈ L(G1), w2 ∈ L(G2)}.
Now an acyclic productive context-free grammar with terminal alphabet Σ can be seen as a circuit
over the semiring P(Σ∗). By interpreting the circuit for the grammar G as a circuit C over P(F2)
we see that L(G1) ∩ L(G2) 6= ∅ if and only if [C] contains 1.
8 Conclusion and outlook
We proved a dichotomy result for the circuit evaluation problem for finite semirings: If (i) the
semiring has no subsemiring with an additive and multiplicative identity and both are different
and (ii) the multiplicative subsemigroup is solvable, then the circuit evaluation problem is in
DET ⊆ NC2, otherwise it is P-complete.
The ultimate goal would be to obtain such a dichotomy for all finite algebraic structures. One
might ask whether for every finite algebraic structure A, CEP(A) is P-complete or in NC. It is
known that under the assumption P 6= NC there exist problems in P \NC that are not P-complete
[36]. In [9] it is shown that every circuit evaluation problem CEP(A) is equivalent to a circuit
evaluation problem CEP(A, ◦), where ◦ is a binary operation.
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